

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

STATE	R0	R1	R2	R3	ARM INSTRUCTION(S)	JAVA INSTRUCTION	ARM INSTRUCTION(S)	JAVA INSTRUCTION
00000	00100	00100	01000	01000	LDR R0[RStack,#-4]! (POP)	iadd (RF=2,RF>0)	LDR R3[RStack,#-4]! (POP)	iadd (RF=2,RF>1)
R0	E	E	E	E				
R1	E	E	E	E				
R2	E	E	E	E				
R3	E	E	E	E				
STATE	R0	R1	R2	R3	ARM INSTRUCTIONS	JAVA INSTRUCTION	ARM INSTRUCTIONS	JAVA INSTRUCTION
00000	00000	00000	00100	01000	LDR R1[Rvrs,#4]! LDR R0[Rvrs,#0]!	load <sup>1</sup> (RF=0,RE>2)	STR R3[RStack]#-4 (PUSH)	load <sup>2</sup> (RF=0,RE>2)
R0	E	E	E	E				
R1	E	E	E	E				
R2	E	E	E	E				
R3	(SOA+SOB) TOS	(SOA+SOB) TOS	(SOA+SOB) TOS	(SOA+SOB) TOS	ARM INSTRUCTION(S)	JAVA INSTRUCTION	ARM INSTRUCTION(S)	JAVA INSTRUCTION
STATE	R0	R1	R2	R3	ARM INSTRUCTIONS	JAVA INSTRUCTION	ARM INSTRUCTIONS	JAVA INSTRUCTION
00000	00000	00000	01000	01000	LDR R3[Rvrs,#4]! LDR R2[Rvrs,#0]!	load <sup>2</sup> (RF=0,RE>2)	STR R3[RStack]#-4 (PUSH)	load <sup>2</sup> (RF=0,RE>2)
R0	E	E	E	E				
R1	E	E	E	E				
R2	E	E	E	E				
R3	E	E	E	E				

FIG. 6




FIG. 7




FIG. 9




FIG. 8




FIG. 10




FIG. 11




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14  
PRIOR ART




FIG. 15  
PRIOR ART




FIG. 16  
PRIOR ART




FIG. 17  
PRIOR ART




FIG. 18





FIG. 19






FIG. 21